

PDN阻抗之抽丝剥茧

电源完整性之PDN

—博科技-SI研究部

目录

CONTENTS

Part 01

电源噪声是怎么来的?

Part 02

板级的PDN优化

Part 03

全链路PDN阻抗优化案例


Part 04

全链路电源纹波优化


PART 01

电源噪声是怎么来的？

一句话说明什么是： PI





- 产生电源完整性问题的根本原因是什么？
- 哪一个参数决定了电源完整性设计的难度？





$$\Delta V = \underbrace{IR_{\text{loop}}}_{\text{直流IR Drop}} (\text{DC}) + \underbrace{L_{\text{loop}} \frac{di}{dt}}_{\text{交流瞬态电压}} (\text{AC})$$

直流IR Drop 交流瞬态电压

- 时域分析法：直观易懂，但对设计帮助不大





- 频域分析法：略显抽象，却能快速解决问题



频域分析之目标阻抗法


$$Z_{\text{target}} = \frac{(\text{Power Supply Voltage}) \times (\text{allowed ripple})}{\text{current}} = \frac{(5\text{V}) \times (5\%)}{1 \text{ amp}} = 0.250 \text{ Ohms}$$



PART 02

板级的PDN优化


板级的PDN优化





- 电容容值：0.1 μ F
- 电容数量：8个
- 电容封装：0402
- 板材使用FR4，板厚3mm，叠层设置如下：

Subclass Name	Type	Material	Thickness (MIL)
	SURFACE	AIR	
TOP	CONDUCTOR	COPPER	1.8
	DIELECTRIC	FR-4	3
GND01	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	3
VCC01	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	5
ART04	CONDUCTOR	COPPER	1.2
	DIELECTRIC	FR-4	32.7
ART05	CONDUCTOR	COPPER	1.2
	DIELECTRIC	FR-4	5
GND06	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	3
GND07	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	5
ART08	CONDUCTOR	COPPER	1.2
	DIELECTRIC	FR-4	32.7
ART09	CONDUCTOR	COPPER	1.2
	DIELECTRIC	FR-4	5
GND10	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	3
GND11	PLANE	COPPER	1.2
	DIELECTRIC	FR-4	3
BOTTOM	CONDUCTOR	COPPER	1.8
	SURFACE	AIR	


一个典型的设计









- 电容寄生电感（ESL）、寄生电阻（ESR）不变，改变容值




- 电容容值及ESR保持不变，改变ESL




- 电容容值及ESL保持不变，改变ESR





- 电源平面靠近IC布局面时的三种电容位置的PDN阻抗




电源平面位于叠层中间时三种电容位置的PDN




- 确定电容位置，改变电源平面在叠层中位置



- 确定电容位置，改变电源平面在叠层中位置



- 电容配置的总数量不变，容值组合调整




- 电容组合选择最重要，决定了PDN的性能
- 电源平面层叠设计不容忽视
- 电容自身Fan out设计，细节需要注意
- 成熟的芯片设计指导书，会给出电容设计的详细要求





- 电容配置的容值组合不变，电容数量精简：
20颗DDR芯片，每个DDR颗粒精简5个 $0.1\mu\text{F}$ 电容，共精简100个电容

Before





After




Part 03

全链路PDN阻抗优化案例

- 因为你看到100MHz后的PDN阻抗会崩溃





- 板级小容值电容能解决高频段的去耦吗？



- 不仅有寄生电感ESL，还有安装电感L_{mount}

$$f_{\text{mount}} = \frac{1}{2\pi \sqrt{L_{\text{total}} \cdot C}} = \frac{1}{2\pi \sqrt{(ESL + L_{\text{mount}}) \cdot C}}$$



- 内心是崩溃的



Bulk caps

Edadoc
Your best partner
博科技

Local caps



- 电源和地轨道金属层之间的电容
- 扩散电容
- 栅极电容
- 其它

显著优点：寄生电感（ESL）基本可忽略！






Figure 4: Cross-sectional view of the die-inverter circuit. The ODC components shown: 1) metal capacitance, 2) diffusion capacitance, 3) gate capacitance.

该电源目标阻抗 $Z_{\text{target}}=5\text{mohm}$




PCB板级PDN阻抗, 100KHz-200MHz






仅封装去耦+die的PDN阻抗, 200MHz-2GHz


PCB板级+封装+die的PDN阻抗





- 尝试通过调整板级电容进行改善



- 尝试通过增加平面电容进行改善
- 增加电源平面对




原理分析



理论解决方法有三个：

- 1, 减小L的值---即通过减小板级的电感，增加地平面对改善不大；
- 2, 增加C的值---即增加die的电容，但是die电容在芯片完成后已经固定，不可能增加；
- 3, 在L和C中间并联LC的结构，改变原来谐振的位置---即在封装板上加电容。


- 增加封装电容 (OPD) , 改善明显




Part 04

全链路电源纹波优化


- 根据CPM模型的电流大小，对目标阻抗进行设定：
- $Z = 0.9V * 10\% / 40A = 2.25mohm$ （按照10%的电压波动，最大变化电流40A计算）




原始PCB和封装设计的结果



- 原始全通道PDN结果如下：





峰峰值256mV




- 对该版本的PCB进行电容优化，优化方案如下：

- ① 从0.47 μ F中选出16个改成1 μ F
- ② 封装不变，剩下的0.47 μ F变成4.7 μ F
- ③ 其他配置的电容不变







优化前后的全通道PDN阻抗对比




电源纹波的改善




- 重新进行PCB的设计，改为盘中孔和选择0201电容。
- 在第二版PCB基础上，优化方案如下：
 - ① 从0.22 μF 中选出12个改成4.7 μF ，封装不变
 - ② 从1 μF 中选出12个改成4.7 μF ，封装不变




- 与第一版优化后的板级PDN阻抗对比




- 与第一版优化后的全通道PDN阻抗对比




- 那么电源纹波能改善多少呢?




- 方案一的全链路PDN阻抗如下：




- 方案一的全链路电源纹波如下：




- 方案二的全链路PDN阻抗如下：




- 方案二的全链路电源纹波如下：




- 方案三的全链路PDN阻抗如下：




- 方案三的全链路电源纹波如下：




- 方案四的全链路PDN阻抗如下：



- 方案四的全链路电源纹波如下：



几个方案的PDN阻抗汇总



Part 05

总结

Edadoc
Your best partner
— 博 科 技

- 目标阻抗法可以快速评估PDN系统的阻抗是否满足要求；
- 目标阻抗值及对应频段可通过经验估算，更精确的是参考芯片手册的电源要求；
- PDN阻抗仿真可实现对电容的配置（容值组合、数量）与电容Layout的指导；
- 全链路PDN阻抗优化，需要协同板级电源设计、封装电源设计以及片上电容三部分。



THANK YOU!

谢谢观看!



更多干货请扫码关注高速先生

深圳市一博科技股份有限公司